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Packaging: R&D T E C H N I C A L F E A T U R E
Bridging roadmaps for
semiconductor packaging
The International Microelectronics and
Packaging Society (IMAPS) has begun a
study of the two most widely used industry
roadmaps, the International Technology
Roadmap for Semiconductors (ITRS) and the
roadmap of the International Electronics
Manufacturing Initiative (iNEMI). Where ITRS
is centred on technical chip-level challenges,
the iNEMI roadmap addresses upcoming
requirements at higher levels of integration.
“Both the ITRS and iNEMI roadmaps cover semi-
conductor packaging. It is where they intersect,”
says Laurie Roth, co-chair of the IMAPS GBC,
who instigated the need to focus on packaging.
“But for both roadmaps, packaging is just a small
portion of each study.This is where the leader-
ship of IMAPS thought that we could contribute
by focusing exclusively on the packaging section
of the roadmaps.
“As each silicon node gets smaller,packaging issues
get increasingly critical. For example, staggering the
bond pad and the development of multi-tier bond-
ing in order to retain real estate.The die designers
have to look under the passivation and see what is
happening. Integration has meant that front-end
design and package engineers are increasingly
reporting to the same boss,”she says.“For years the
perimeter pad pitch has been getting smaller; there
are flip chip redistribution issues, and iteration for
performance is becoming a more complex.
“The challenge doesn’t end with first level intercon-
nect,but includes optical circuits and external con-
version and chip package relations to the board
Gail Purvis
• Develop feasible embedded components.
• Develop enhanced materials to enable wafer level packaging.
• Bring solution to resolve thermal management issues.
• Develop new materials to reduce system cost yet deliver the 
performance.
• Close the gap between chip and substrate interconnect density.
• Resolve low K and Cu issues for packaging.
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Area of focus for IMAPS members
• To improve assembly methods for attachment of bare die using wire bonding that addresses the need for improve
ESD control.
• To reduce of flip chip bump pitch from 150µm to 100µm by 2009 and then down to 70µm will mean significant chal-
lenge to assembly, solder and underfill.
• To simplify the assembly process to assemble multiple interposers on an array format.
• Develop & qualify the Infrastructure for including embedded passives into the interposer substrate.
• Modify test systems to address "known good die" challenges in conjunction with the glue circuits positioned around
the semiconductor die.
• Develop positioning and manufacture sequence of design tools for embedded passives, so orientation and rela-
tionship to IC power pins does not cause circuit ringing.
• Improve encapsulation techniques to establish component packages impervious to external atmosphere without
hermetic sealing.
• Newer generation products are challenged by OEMs that view design and IP as competitive advantage and are
reluctant to collaborate on common design.
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iNEMI short-term challenges
which has been lost along the way.There’s also the
issue of speed at which higher bandwidth devices
want to operate, and how to reduce the signal loss
that occurs with every hand shake.And then power
dissipation and thermal managment is a huge issue.”
Roth notes:“Server farms are requiring whole
new power plants, and governments which
import energy are getting concerned about leg-
islation on the amount of standby power.
California has signed into legislation which 
designates the amount of volts devices can
draw on in standby mode, and all new 
electronics is going to have to be redesigned 
for power management.
“By thoroughly evaluating the packaging content,
we will be able to address the critical needs fac-
ing us through our advanced technology work-
shops, publications, and other IMAPS activities.”
The first airing and a full update on the activities
and findings of the IMAPS roadmap effort will be
given at the IMAPS International Microelectronics
Symposium, to be held in October at the San
Diego Convention Center.
Roth says that a short and long version of the
IMAPS version will be available to members, and
work is under way with the European Union to
put this together for Europe.
“IMAPS members look to the organisation for
guidance as they steer their businesses and
make career decisions,” said membership VP
Mike O’Neill.“A key goal of this IMAPS 
roadmap initiative is to clarify and focus the
future of the industry for our members.We
identify the gaps, so that our corporate mem-
bers can focus on the solutions and grow their
businesses by satisfying the acknowledged
needs of the industry.”
• Profit margins for the packaging industry have been dropping.
• Capacity expansion conservative in the last three years creating
constrained capacity.
• Overall R&D spending is dropping and shifting to low cost R&D
centres in Asia.
• Material and subcontract pricing are increasing due to higher 
commodities pricing.
• Technologies under development increased and diversify for new
device & materials.
• IP enforcement increasing and concerns over IP protection with the
move to Asia.
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Key industry trends
Laurie Roth is a high-tech industry veteran of 35 years
working for Hughes Aircraft Company in the US and
Europe in positions of sales and marketing, and she led
the semiconductor assembly equipment business unit that
was spun out of Hughes to become Palomar Technologies,
before joining Kulicke & Soffa. She is currently Director of
Strategic Marketing at the corporation’s Fort Washington
HQ, Pennsylvania and co-chair of the IMAPS Global
Business Council, which launched the Roadmap Initiative
on behalf of IMAPS members.
Freescale’s packaging 
revolution
Anyone putting the terms “Freescale” and
“semiconductor packaging” through the US
patents database search will be greeted
with a tsunami of 48 patent applications on
as many packaging issues, filed since
January 2005. So it comes as no surprise that
Freescale’s new Redistributed Chip Pack-
aging (RCP) technology is based on some 13
patents, three of them new and the remain-
der to be granted soon.
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Packaging: RCP processT E C H N I C A L F E A T U R E
In the history of packaging, the earliest ball grid
array is attributed to Solid Logic Technology, sec-
ond-generation polymer to Motorola (an IBM
“ceramic” flip chip licensee) and Citizen in 1989,
with the named honours going to Yoshihiro
Shimada as the inventor of the BGA package.
Now Freescale takes up the baton with RCP.
The proprietary RCP technique – which may
well sweep away the traditional wire bond, BGA
